



01 Cover Sheet	39 ASM2142 USB3.1
02 Block Diagram	40 Rear USB3.1 Type A+C
03 FM4 DDR4 I/F	41, 42 ASM1061 SATA6G SATA
04 AM4 PCIE/SATAE	43 DVI
05 AM4 Display/Audio	44 HDMI
06 AM4 SVI/ACPI/GPIO	45 5VDIMM/3VSB
07 AM4 LPC/SPI/USB/CLK/STRAP	46 DDR VPP25/VTT
08 AM4 Power/VDDIO_AUDIO Power	47 DDR Power-RT8125E
09,10 RTC/Clear CMOS/RTC Power/GND	48 CPU 1.8_S0/S5
11,12,13,14 DDR4-POWER GND	49 CPU VDDP-RT8125E
15 Promontory-PCIE/SATA/SATAE	50 CPU RT8894 4+2
16 Promontory-USB/OC	51, 52 CPU Phase1-3 CPU Phase4
17 Promontory-CLK/ACPI/GPIO	53, 54 CPU NB CPU NB_S5
18,19 Promontory-Power GND	55 Prom-GS7133/2.5V
20 PCIE X16/X8	56 Prom-NB671/1.05V
21 PCIE X8 SW	57 VRM-EN/PWRGD
22 PCIE X4/X1*3	58 UP6273 CURRENT SENSE
23 PCIE X4 SW	59 ATX/Front Panel
24 SIO NCT6795D	60 ALL LED Control
25 SIO HWM/COM/Debug LED	61 LED/OV Control
26 M.2	62 EMI CAP
27, 28, 29 CPU FAN1/PUMP_FAN1 SYS_FAN1-3 SYS_FAN4/NCT5605Y	63 BOM Option
30 LAN 8111H	64 Manual Parts
31, 32 Audio ALC892 Audio De-POP	65 PG MAP
33 USB Power	66 Power Sequence
34 Rear PS2_USB2.0/LAN_USB3.0	67 GPIO MAP
35 Rear HDMI_USB3.0	68 Power Delivery
36 Front USB2.0	69 History1
37 Front USB3.0 90° Header	70 History2
38 Front USB3.0 180° Header	71 History3

MS-7A33 BOM List

Schematic Cfg	ERP NO.	Remark	BOM
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	601-7A33-A01	X370 KRAIT GAMING	A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	601-7A33-A02	B350 KRAIT GAMING	B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	601-7A33-B01	X370 SLI PLUS	C

MSI BOM: A B C

 MICRO-START INT'L CO.,LTD.		
File COVER SHEET		
Size C	Document Number MS-7A33	Rev 10/20/30
Date: Thursday, February 23, 2017	Sheet 1 of 71	





SATA 0 supported M.2

SATA 0 supported M.2

Not supported PCIE on TYPE 0

	PCIE	SATA
TYPE 0	2	2
TYPE 2/3	2 or 4	2 or 0

Only supported on TYPE 2



Only supported on TYPE 2


Within 1500 mils from APU

Within 1500 mils from APU


Within 1000 mils from APU

Within 1000 mils from APU


Schematic Cfg	Project
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	V C






**MICRO-START INT'L CO.,LTD.**

Title		AM4 PCIE/SATAE	
Size	Document Number	Rev	
Custom	MS-7A33	10/20/30	
Date:	Thursday, February 23, 2017	Sheet	4 of 71




Schematic Cfg	Project
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	V C


 MSI <i>Link to the Future</i>		MICRO-START INT'L CO.,LTD.	
Title AM4 DISPLAY/AUDIO			
Size	Document Number	Rev	
Custom	MS-7A33	10/20/30	
Date:	Thursday, February 23, 2017	Sheet	5 of 71



RTC & Clear CMOS Circuit



For RTC



Function 2				
IN		OUT		
INPUT3 & lowswitch EN	INPUT4	OUTPUT2	OUTPUT3	VOUT
0	0	0	1	1
1	0	1	1	0 (discharge)
0	1	1	0	0 (discharge)
1	1	1	0	0 (discharge)

Default

GND

AM4
PART 9 OF 9

A1 A2 B1 B2

DIMMA1A










OPT_B.B.A

<< MA_DATA[63..0] [3]

DIMMA2A

OPT_A.A.A

<< MA_DATA[63..0] [3]

DDRIV-288P_BLACK-RH-21
N13-2880581-L06DDRIV-288P_BLACK-RH-21
N13-2880581-L06

SMBus 0	
Device	8-bit Address (hex)
DIMMA0	A0
DIMMA1	A4
DIMMB0	A2
DIMMB1	A6

DIMM1 (CHANNEL-A) -A0
ADDRESS = 0:0 [SA1:SA0]DIMM2 (CHANNEL-A) -A4
ADDRESS = 1:0 [SA1:SA0]

Vinafix.com

[6.9.29.50.61] SCLK0 >> SCLK0 R287 0R/4 I SMB_CLK_DIMM >> SMB_CLK_DIMM [12]
[6.9.29.50.61] SDATA0 >> SDATA0 R282 0R/4 I SMB_DATA_DIMM >> SMB_DATA_DIMM [12]

Schematic Cfg	Project
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	V C


MSI
Link to the Future
MICRO-START INTL CO.,LTD.

Title: DDR4 DIMM CH-A


Size: Custom
Document Number: MS-7A33


Date: Thursday, February 23, 2017 Sheet 11 of 71

Rev: 10/20/20






Schematic Cfg	Project	
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V	A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V	B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	V	C

 MICRO-START INT'L CO.,LTD.		
Title: DDR4 DIMM CH-B		
Size: Custom	Document Number: MS-7A33	Rev: 10/20/30
Date: Thursday, February 23, 2017 Sheet 12 of 71		








VCC3 — 1 —  — 2 — VCC3_SPD


F4
F-SPR-P260T-HF
D08-0301000-P16




DDR VREF

(place resistors close to DIMMs)







Appendix D USB Port to OC Pin Mapping

USB3.1	USB2.0	USB_OC
USB_SSP_TX/RXP/N[0]	USB_HSDP/N[5]	USB_OC0N
USB_SSP_TX/RXP/N[1]	USB_HSDP/N[0]	USB_OC1N
USB3.0	USB2.0	USB_OC
USB_SS_TX/RXP/N[0]	USB_HSDP/N[10]	USB_OC2N
USB_SS_TX/RXP/N[1]	USB_HSDP/N[11]	USB_OC3N
USB_SS_TX/RXP/N[2]	USB_HSDP/N[6]	USB_OC4N
USB_SS_TX/RXP/N[3]	USB_HSDP/N[7]	USB_OC5N
USB_SS_TX/RXP/N[4]	USB_HSDP/N[8]	USB_OC6N
USB_SS_TX/RXP/N[5]	USB_HSDP/N[9]	USB_OC7N
	USB_HSDP/N[1]	USB_OC7N
	USB_HSDP/N[2]	USB_OC7N
	USB_HSDP/N[3]	USB_OC7N
	USB_HSDP/N[4]	USB_OC7N
	USB_HSDP/N[12]	USB_OC7N
	USB_HSDP/N[13]	USB_OC7N

Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7

CLK2.3不能用
CLK1-3不能用


Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~3	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0


BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7

CLK2.3-不能用
CLK1.3-不能用

Follow CRB



BOM OPTION







	MBID1	MBID2	MBID3
X370-GAMING 601-7A33-A01	1	0	0
B350-GAMING 601-7A33-A02	0	0	0
X370-SLI PLUS 601-7A33-B01	1	1	0

Schematic Cfg	Project
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	V C

MSI Link to the Future MICRO-START INT'L CO.,LTD.			
Title Promontory-CLK/ACPI/GPIO			
Size	Document Number	Rev	
Custom	MS-7A33	10/20/30	
Date:	Thursday, February 23, 2017	Sheet	17 of 71

Vinafix.com






GND


PROMONTORY

B01-21808D5-A08

PCI EXPRESS x16 Slot



PCI EXPRESS x8 Slot




Vinafix.com



Schematic Cfg	Project	Project
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V	A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V	B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	V	C

PCI EXPRESS Switch For PCIe_2 & PCIe_4 (X16/ X8)



SMBus separate circuit




PCIe Lanes control circuit



PCIEX1 12V 0.5A
3.3V weak 375mA




PCI Express x4 Slot *1	
+12V	- 2.1A
+VCC3	- 3A
+3V3_S5	(wake) - 375mA
+3V3_S5	(no wake) - 20mA
PCI Express x1 Slot *2	
+12V	- 1 A
+VCC3	- 6A
+3V3_S5	(wake) - 750mA
+3V3_S5	(no wake) - 40mA



OPT_A,A,B

Schematic Cfg	Project
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	V C


**MICRO-START INT'L CO.,LTD.**

21 PCIE X1/PCIE X4

Title	MS-7A33	Rev	10/20/30
Size	Document Number		
Custom			

Date:	Thursday, February 23, 2017	Sheet	22	of	71
-------	-----------------------------	-------	----	----	----



PCIE Lanes control circuit





	HW_BIOS_MODE	Q52	Q53	X1_ENABLE#	PM_SPI_DATAIN
Manual x4	L	OFF	OFF	X	11:By4X1 (def)
Manual x1,x1,x1,x1	H	ON	ON	L (Stuff PCIE_1)	01:By1X4
HW x4	H	ON	ON	H	11:By4X1 (def)

PCIE Lanes SW

default (H): (NA,NA,NA,x4)
Low (0a+/-)>=>(x1,x1,x1,x1)
High(0b+/-)>=>(NA,NA,NA,x4)




SEL	Function
L	N_in +/1 to N_outa+/-
H	N_in +/1 to N_outb+/-





POWER ON STRAPPING PIN FOR NCT6793/6795

PIN	6793/6795 NAME	Circuit NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TEST1MODE_EN	TEST1MODE	DISABLE TEST1MODE	ENABLE TEST1MODE	LRESET
15	6793 test point 6795 DDR4_EN	6793 test point 6795 DDR4_EN	6793 NA 6795 Disable	6793 NA 6795 Enable	
27	6793 DDR4_EN 6795 ESPI_EN	A20GATE	6793 Disable 6795 Disable	6793 Enable 6795 Enable	
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	6793 TESTMODE2_EN 6795 FANOUT_DEF_EN	DTRA#	6793 disable 6795 default 50%	6793 Enable 6795 default 100%	INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80	LRESET
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	INTERNAL RSMRST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD PWR SEQ	ENABLE AMD PWR SEQ	INTERNAL RSMRST
103	TESTMODE_EN	WDT#	DISABLE TESTMODE	ENABLE TESTMODE	INTERNAL RSMRST


Note:
If PIN34 strapping low, BIOS must programming LPT or GPIO





Co-Lay NCT6795		
(PIN9) (RTSB#) 80_ENA	0=Disable	1=Enable
(PIN10) (DTRB#) 80_ENB	0=Disable	1=Enable
(PIN32) (DTRA#) FANOUT	0=50%	1=100%
(PIN12) TEST_MODE_EN1	0=Disable	1=Enable
(PIN103) TEST_MODE_EN0	0=Disable	1=Enable
(PIN27) ESPI_EN0	0=LPC	1=ESPI
(PIN15) DDR4_EN	0=Disable	1=Enable





Closed PIN99 Closed PIN24,108 Closed PIN46,85



3.3V@2.5A





 MSI <i>Link to the Future</i>				MICRO-START INT'L CO.,LTD.			
Title M.2 Connector							
Size Custom		Document Number MS-7A33				Rev 10/20/30	
Date: Tuesday, March 07, 2017		Sheet 26		of 71			





```
SW:
H:M.2  PCIE
L:M.2  SATA
```

TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE
GPIO可以由BIOS切换 PWM/DC MODE

CPU_FAN1







PUMP_FAN1



Type H : 4/3 PIN SYS FAN FROM NCT3943S(USE SIO CUT POWER)


SYSFAN






RTL8111H Giga LAN

3.3V@177.57mA




Remove pull-up R if R existence on motherboard (or SB has internal pull-up R).



Pin33: 4 via from top layer to GND layer and make the via at the center of IC.

Pull-up resistor RL9 required to either 3.3V suspend or core rail depending on the power well of the PCH input CLKREQ# buffer.




8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15



PIN19:
AMD platform connect to PCIE_RST#,
don't connect to A-RST#.
INTEL platform connect to PLT_RST#.

LAN Connector




D0G-1020530-I05

D04-1000201-F07






ESD Protect
close to connector



D0G-0200529-A68
D0G-0100619-I05



Vinafix.com



Follow APU power well







Rear Line OUT De-POP circuit

(De-pop circuit for Rear Line out & Front Headphone out)




(add de-pop circuit by PM spec or customer request,
NOTE: add de-pop circuit need to change CA5,CA6, CA7, CA9,to TVS)




USB Power

Vinafix.com



Rear (3.7A)

Front (5.6A)








LAN+USB (USB3.0)

5V@1A






VR Sloution U2 redriver

[7] APU_USB_SSTX0+ <<< C202 C0.22u6.3X/4 LAN_SSTX0+C
[7] APU_USB_SSTX0- <<< C203 C0.22u6.3X/4 LAN_SSTX0-C
[7] APU_USB_SSRX0+ <<< APU_USB_SSRX0+
[7] APU_USB_SSRX0- <<< APU_USB_SSRX0-

[7] APU_USB_SSTX1+ <<< C199 C0.22u6.3X/4 LAN_SSTX1+C
[7] APU_USB_SSTX1- <<< C200 C0.22u6.3X/4 LAN_SSTX1-C
[7] APU_USB_SSRX1+ <<< APU_USB_SSRX1+
[7] APU_USB_SSRX1- <<< APU_USB_SSRX1-







VR Sloution U2 redriver



Schematic Cfg	Project
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	V C

PS2+USB (USB2.0)







5V@1A




layout note:
C21 must close to TVS pin5
TVS must near KB_MSL connector and route without branch
Varistor must close to TVS and route without branch

MSI MICRO-START INT'L CO.,LTD.		
Rear USB		
Size	Document Number	Rev
Custom	MS-7A33	10/20/30
Date:	Thursday, February 23, 2017	Sheet 34 of 71

USB30_HDMI




APU_USB_OC




	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0










5V@1A








5V@1A



Front USB3 90° BOX Header(JUSB4)
5V@1.8A



Front USB3 180° BOX Header(JUSB3)
5V@1.8A



Vinafix.com

CLK Rule (Follow SB PDG)

Minimun gap should be greater of
>15mil with other signal.


Chip to Connector 1.5
inch.

Power Consumption


	3.3V	1.2V(1.05V)	3.3VSUS	1.05VSUS(1.2VSUS)	2.5V	Total Power
ASM1142	245mA	634mA	1mA	1mA	NA	1573.8(mW)
ASM2142	300mA	800mA	100mA	50mA	300mA	TDP

Layout Guide:

- 1.) USB3.1 to Connector Total Length < 1.5"
- 2.) VIA hole < 2




SMI connect to GPI which
support smi function.
SB side pull high 10K ohm to 3VSB.
(Intel 8X & 9X series use GPIO10)
(Intel SKL use GPP_C23)




ASM_SMI has internal Pull-up to VCC
ASM_WAKE has internal Pull-up to VCCSUS


ASM1142 1.2 VCC Power




ASM1142 1.2 VSB Power



EEPROM




[illegible]

SATA_SPI_DO don't need pull up (integrated pull-up)
or pull down for Asmedia recommendation.
Asmedia suggest that we use spinup by s/w mode for MB or PCI-E Card.


	3.3V	1.2V	Power (mW)
Idle (mA)	98.45	212.3	579.645
Busy (mA)	91.1	330.7	697.47

Schematic Cfg	Project	Access
CFG1-7A33-0A-X370-GAMING_601-7A33-A01		A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V	B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01		C

SATA Connector




Vinafix.com



Co-Layout






X370 Only







Schematic Cfg	Project
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	V C

MICRO-START INT'L CO.,LTD.		
Title	PCIE X16	
Size	Document Number	Rev
Custom	MS-7A33	10/20/30
Date:	Thursday, February 23, 2017	Sheet 42 of 71


DVI CONNECTOR




HPD




注意:耐壓5v零件



For EMI






LEVEL SHIFT using I2C Repeater




HDMI CONNECTOR


For HDMI 1.4





HPD Circuit




Connector Power




For EMI




注意:耐壓5V零件




AUX Level Shifter



Connector



5VDIMM FOR DDR



3VSB cost down

3.3V@2.63A

1.05V@0.05A

VDDBT_RTC_G@4.5uA


FCH@0.07A

CPU@0.25A

PCI @0.75A

PCIE*4 @1.5A

USB TYPE-C @0.9mA




VFB=3.224V for S0->S3 3VSB voltage raise & ATX_5VSB drop.

$$V_{out} = V_{ref} * (1 + (R1/R2))$$


$$= 0.8 * (1 + (30.9K/10.2K))$$

$$= 3.22V$$

5VDUAL For 3VSB、CPU 1.8V、VDDP





For power 700W solution (only for uP7501+uP7506 for 3VSB solution)
The power supply VCC3 delay 12ms after VCC5 assert.
The chip U7501 5VDRV1 work when the VCC5 ready
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but
VCC3 not ready and let the 3VSB sequence fail.




OCP=12A


2.63A



2.5V@2.24A




15.5A FOR CPU
9.5A FOR 4DIMM
1.2A FOR DDR VTT



CPU 1.8V S5 @2.5A


1.8V S5@0.5A
1.8V S0@2A



CPU 1.8V S0

1.8V@2A + 0.9A(VCCP_NB_S5) = 2.9A

FOR VCCP_SOC@0.9A




S5:1A

by layout









Input Current=0.04A

default:0.775V,0.2A







		BOOT VOLTAGE
SVC	SVD	Pre_PWROK Metal VID
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8




RT8894AGQW_WQFN56-HF
I32-8894A0C-R11
SET1 control ICCMAX, OCP setting
SET2 control Internal compensation


```
VCORE IccMAX: 125A =>OCP=>145A
VCC_NB IccMAX: 75A =>OCP=> 95A
```





VCORE 95W TDC:80A EDC:125A
VCORE 65W TDC:65A EDC:95A







0.75V~1.2V







 MSI <i>Link to the Future</i>				MICRO-START INTL CO.,LTD.			
Title <div style="text-align: center;">CPU Phase4</div>							
Size Custom		Document Number <div style="text-align: center;">MS-7A33</div>				Rev <div style="text-align: center;">10/20/30</div>	
Date: Thursday, February 23, 2017		Sheet 52		of 71			

VCCP_NB 95W TDC:50A EDC:75A
VCCP_NB 65W TDC:50A EDC:75A



Promontory-2.5V

2.5V@900mA



FOR Promontory 1.05V_S0

1.05V
S0:5.5A
S5:0.05A

IMAX 10A
ILIMIT=10A~12A
IOC=ILIMIT+40%*IMAX/2=12A~14A.

F: 500K




Table 1—MODE selection for different rails


MODE	VR Rail	Resistor to GND (1% accuracy)
M1	VCCIO	0
M2	PRIMCORE	Float or > 230 K
M3	EDRAM/V1.0A/EOPIO	100 K
M4	Others	150 K

Table 3—Control bit logics

	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPRIM_CORE	0	X	X	0.7
	1	0	0	0.85
	1	0	1	0.9
	1	1	0	0.95
	1	1	1	1.00
EDRAM/EOPIO/V1.0A	0	X	X	0
	1	0	0	0.8 (MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05

FOR Promontory 1.05V_S5


1.05V@0.05A



MSI
Link to the Future
MICRO-START INT'L CO.,LTD.

Title: Promontory-NB681-1.05V
Size: Custom
Document Number: MS-7A33
Date: Thursday, February 23, 2017
Rev: 10/20/30
Sheet: 56 of 71

[illegible]

CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA		0	0
SR	2	1	1
RV/ZP	3	1	0

POWER GOOD MUX

POWER GOOD MUX

Inputs:

- [6,7.55.59] SYSREST#
- [47.48] DDR_PWRGD
- [24] CHIP_PWGD
- [50] VRM_VRDY
- [17.55] PM_PWRGD

Outputs:

- [7] ALL_PWR_MUX
- ALL_PWR_PWGD

Components:


- U23: 74VHC04
- R268: 4.7K/4
- R381: 0R/4
- R376: X_0R/4
- C278: C0.1u16X/4
- R262: 100K/4

Notes:



- To SPI POK_CTLRL use.
- When you use ext then you cannot in any sleep sta if you're buffer if you're buffer

When you use external buffer
then you cannot let APU PWR_GOOD pin float
in any sleep state.
If you're buffer use 3.3V_S0 and you need Pull-down 100K
If you're buffer use 3.3V_S5 and you don't need PD.

S0	PG
<hr/>	
S5	PG




CPU POWER CONNECTOR




NB	VCCP
$D = V_{out}/V_{in}$	$D = V_{out}/V_{in}$
$V_{in} = 12$ > input voltage	$V_{in} = 12$ > input voltage
$V_{out} = 1.4$ > output Voltage	$V_{out} = 1.4$ > output Voltage
$D = 0.116667$	$D = 0.116667$
$I_o = I_{enormax} * 0.8$	$I_o = I_{enormax} * 0.8$
$I_{core(max)} = 75$ > Vcore current	$I_{core(max)} = 125$ > Vcore current
$I_{avg} = 75$ A	$I_{avg} = 125$ A
$I_{ripple} [I_o * \sqrt{D} / (1-D)] / \text{Phase}$	$I_{ripple} [I_o * \sqrt{D} / (1-D)] / \text{Phase}$
$\text{Phase} = 12$ phase	$\text{Phase} = 14$ phase
$I_{ripple} = 12.03835$ A	$I_{ripple} = 10.03196$ A
How many pcs. Of Cap.	How many pcs. Of Cap.
$I_{ripple(cap)} = 5000$ m A	$I_{ripple(cap)} = 5000$ m A
$COE_{cap} = 1$	$COE_{cap} = 1$
Input Cap. = 3 pcs.	Input Cap. = 3 pcs.

UP6273 CURRENT SENSE




I71-6273A09-U33
OCP = 30A(default)

7A33_0A	
Iset	0 uA
Rimon	7.87 Kohm
Rcsn	0.1 Kohm
DCR	0.5 mohm
Vimon	1.2 V
Iocp	30.495553 A




Debug LED




GPIO	GPIO97	GPIO98	GPIO99	GPIO100
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

DDR LED




FCH LED Place under Heat-sink



Vinafix.com

PCI Express LED Control





	x16	x8	x4
PCIE2	Red	White	X
PCIE4	White		
PCIE6	White		

Schematic Cfg	Project
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	C

MSI Link to the Future MICRO-START INT'L CO.,LTD.		
Title ALL LED Control		
Size Custom	Document Number MS-7A33	Rev 10/20/30
Date: Thursday, March 02, 2017	Sheet 60	of 71

Bottom LED Control by SIO




Over Voltage Control IC

UPI VOLTAGE CONSOLE





ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (Kohm)	OPEN	3.9	3	2.2	1.3	10
RL (Kohm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

LED Control by SIO

2016.07.06 Use TPS25944L



Color	SIO_LED_R	SIO_LED_G	SIO_LED_B
RED	1	0	0
GREEN	0	1	0
BLUE	0	0	1
WHITE	1	1	1




AM4 APU Detect LED Circuit


Schematic Cfg	Project
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	C

MSI MICRO-START INT'L CO.,LTD.	
Title: OV Control	
Size: Custom	Document Number: MS-7A33
Date: Thursday, March 02, 2017	Rev: 10/20/30
Sheet: 61	of 71


0x26: RH=18K, RL=13K




0x2A: RH=OPEN, RL=10K



0x20: RH=10K, RL=OPEN




0x28: RH=9.1K, RL=3K



除非超壓對功能有任何幫助,否則不上NCT3933與開超壓選項

Add for EMI



return path



OPTION BOM PARTS

60 Level

	A	B	C	D	E
PCIE X16 SLOT	OPT_PCIE_X16_1 PCIE X16 SLOT_PCIEXP164_13 N11-1641681-L06	OPT_PCIE_X16_2 PCIE X16 SLOT_PCIEXP164_13 N11-1641491-L06			OPT_PCIE_X16_3 PCIE X16 SLOT_PCIEXP164_13 N11-1641671-L06
PCIE X8 SLOT	OPT_PCIE_X8_1 PCIE X8 SLOT_PCIEXP100_5 N11-1000271-L06	OPT_PCIE_X8_2 PCIE X8 SLOT_PCIEXP100_3 N11-1000151-L06	OPT_PCIE_X8_3 PCIE X8 SLOT_PCIEXP100_5 N11-1000221-L06	OPT_PCIE_X8_4 PCIE X8 SLOT_PCIEXP100_3 N11-1000231-L06	OPT_PCIE_X8_5 PCIE X8 SLOT_PCIEXP100_5 N11-1000261-L06 FOOTPRINT SLOT_PCIEXP100_5 可包容 SLOT_PCIEXP100_3
REAL USB Type A	OPT_USBA_1 USB Type A USB_A1_9_USB3_1_1 N53-09M0861-L06	OPT_USBA_2 USB Type A USB_A1_9_USB3_1_1 N53-09M0591-L06	OPT_USBA_3 USB Type A USB_A1_9_USB3_1_1 N53-09M0671-L06		OPT_USBA_4 USB Type A USB_A1_9_USB3_1_1 N53-09M0851-L06
SOLID CAP 270u16	OPT_270u16_BLK1 SOLID CAP C_P3_5_D8_H8 C71-27117P1-N07	OPT_270u16_BU1 SOLID CAP C_P3_5_D8_H9 C71-27117D1-A05			FOOTPRINT C_P3_5_D8_H12 因為機構無法使用 請注意! C_P3_5_D8_H9 可包容 C_P3_5_D8_H8
SOLID CAP 560u6.3	OPT_560u6.3_BLK1 SOLID CAP C_P2_5_D6_3_H9_5 C71-56106J1-N07	OPT_560u6.3_BU1 SOLID CAP C_P2_5_D6_3_H9 C71-56106F1-A05			FOOTPRINT C_P2_5_D6_3_H9_5 可包容 C_P2_5_D6_3_H9
SOLID CAP 470u6.3	OPT_470u6.3_BLK1 SOLID CAP C_P2_5_D6_3_H9_5 C71-47106M1-N07	OPT_470u6.3_BU1 SOLID CAP C_P2_5_D6_3_H9 C71-47106K1-A05			FOOTPRINT C_P2_5_D6_3_H9_5 可包容 C_P2_5_D6_3_H9
SOLID CAP 100u16	OPT_100u16_BLK1 SOLID CAP C_P2_5_D6_3_H5 C71-10116X1-N07	OPT_100u16_BU1 SOLID CAP C_P2_5_D6_3_H6 C71-10116Q1-A05			FOOTPRINT C_P2_5_D6_3_H6 可包容 C_P2_5_D6_3_H5
MEM SLOT	OPT_MEM_BLK1 MEM SLOT DDRIV_D288 N13-2880581-L06	OPT_MEM_WHITE1 MEM SLOT DDRIV_D288 N13-2880541-L06			OPT_MEM_RED1 MEM SLOT DDRIV_D288 N13-2880701-L06 FOOTPRINT DDRIV_D288_1_T 可包容 DDRIV_D288
MKTG Label	OPT_X370_1 X370 KRAIT GAMING G51-M1SPK85-Q13	OPT_B350_1 B350 KRAIT GAMING G51-M1SPK86-Q13	OPT_X370_2 X370 SLI PLUS G51-M1SPK87-Q13		
PCH SINK	OPT_PCH_SINK_1 KRAIT E31-0408820-K08	OPT_PCH_SINK_2 SLI PLUS E31-0408800-K08	OPT_PCH_SINK_3 KRAIT E31-0408920-K08		
MOSN +IO	OPT_MOSN_IO_1 KRAIT E31-0504670-K08	OPT_MOSN_IO_2 SLI PLUS E31-0504680-K08	OPT_MOSN_IO_3 PRO E31-0504780-K08		
MOSW	OPT_MOSW_1 KRAIT E31-0504660-K08	OPT_MOSW_2 SLI PLUS E31-0504650-K08	OPT_MOSW_3 PRO E31-0504790-K08		
PS2_USB	OPT_PS2_USB_1 PS2 USB IOASM_USB_DIN14 N58-14M0221-H06	OPT_PS2_USB_2 PS2 USB IOASM_USB_DIN14 N58-14M0241-H06			
HDMI_USB	OPT_HDMI_USB_1 HDMI USB IOASM_USB3_HDMI37 N58-37M0101-L06	OPT_HDMI_USB_2 HDMI USB IOASM_USB3_HDMI37 N58-37M0111-L06			
LAN_USB	OPT_LAN_USB_1 LAN USB IOASM_RJ45_USB_LED32 N58-32F0291-F02	OPT_LAN_USB_2 LAN USB IOASM_RJ45_USB_LED32 N58-32F0311-F02			

5010 Level

	A	B	C	D	E
FCH	OPT_X370_NB AMD-218-0891007-00-RH B01-21808D5-A08	OPT_B350_NB 218-0891005-00-RH B01-21808B5-A08			
M.2 SLOT	OPT_M2_1 M.2 Key M SLOT_NGFFCARD67_31 N15-0670820-L06	OPT_M2_2 M.2 Key M SLOT_NGFFCARD67_2 N15-0670330-L06	OPT_M2_3 M.2 Key M SLOT_NGFFCARD67_33 N15-0670810-L06		FOOTPRINT SLOT_NGFFCARD67_31 可包容 SLOT_NGFFCARD67_2
REAL USB Type C	OPT_USBC_1 USB Type C USB_C1_24_2 N53-24M0180-L06	OPT_USBC_2 USB Type C USB_C1_24_2 N53-24M0040-L06			
PCB	OPT_PCB_1 PCB Black/Grey A33-10 PD0-07A3310-E48 PD0-07A3310-G37	OPT_PCB_2 PCB Black/WHITE A33-20 PD0-07A3320-G37 PD0-07A3320-E48	OPT_PCB_3 PCB Black/Red A33-30 PD0-07A3330-G37 PD0-07A3330-E48		
0 Ohm (0402)	OPT_0OHM_5010_1 0402 R11-0000012-W08				
LED	OPT_RED_LED_5010_1 RED LED LED04-R-20mA2.4V_1608-HF D0C-040P100-H91				
M.2 COVER	OPT_M2_SCR_1 RED LED SCREW E2B-7A69010-A89				



5020 Level

	A	B	C	D	E
LED	OPT_RED_LED_5020_1 RED LED LED04-BR-25mA2.35V_1711-RH 5020_0402 D0C-040S600-E07				


60 Level

	A	B	C	D	E
Audio cover	OPT_AUD_COV_1 AUDIO COVER AUDIO_COVER_20X19_5 E21-7A59010-A91				OPT_AUD_COV_2 AUDIO COVER AUDIO_COVER_20X19_5 E21-7A62010-A91
Audio Jack	OPT_AUD_JACK_1 AUDIO JACK JACK_AUD_26P N54-26F0351-L06				OPT_AUD_JACK_2 AUDIO JACK AUDIO_JACK6_26P_U2 N54-26F0361-L06


MOS SINK




DDR Cover




CPU Socket




VR COVER




Simulation



PCH SINK



AUDIO COVER



MANUAL PART



BIOS LABEL




MKTG name Label



ROYALTY

HDMI_LA1	I	
Y01-RHDMI03-000		
cFosSoftware	I,I,NI	GAMING Only
Y02-MU00170-CFO		
NAHIMIC	I,I,NI	GAMING Only
Y02-MU00100-NAH		
NVIDIA_SLI	I,NI,I	X370 Only
Y01-RNVIDIH-000		
XSPLIT	I,I,NI	GAMING Only
Y02-MA00401-XSP		
SSE	I,I,NI	GAMING Only
Y02-MA00101-SSE		

Optics Orientation Holes



Schematic Cfg	Project
CFG1-7A33-0A-X370-GAMING_601-7A33-A01	V A
CFG2-7A33-0A-B350-GAMING_601-7A33-A02	V B
CFG3-7A33-0A-X370-SLI PLUS_601-7A33-B01	V C

MSI Link to the Future MICRO-START INT'L CO.,LTD.			
Title: PCIE X16			
Size: Custom	Document Number: MS-7A33	Rev: 10/20/30	
Date: Thursday, March 02, 2017	Sheet: 64	of 71	